



17W
PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Attila Kovacs and Jeffrey A. Buckles
Assignee: NEC Electronics America, Inc.
Title: SYSTEM AND METHOD FOR REDUCING TIMING VIOLATIONS
DUE TO CROSSTALK IN AN INTEGRATED CIRCUIT DESIGN
Application No.: 10/650,010 Filing Date: August 27, 2003
Examiner: Unassigned Group Art Unit: 2825
Docket No.: NEC0255US Confirmation No.: 6058

Austin, Texas
March 11, 2005

Commissioner for Patents
P. O. Box 1450
Alexandria, VA 22313-1450

REQUEST FOR STATUS OF APPLICATION

Sir:

Applicants hereby request a report on the status of the above-identified patent application. If a telephone call would expedite this request, please call Attorney for Applicants shown below at (512) 439-5087.

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Commissioner for Patents, P. O. Box 1450, Alexandria, Virginia, 22313-1450, on 3-11-2005.

Brenna A. Brock
Attorney for Applicant(s)

3-11-2005
Date of Signature

Respectfully submitted,

Brenna A. Brock

Brenna A. Brock
Attorney for Applicant(s)
Reg. No. 48,509
Telephone: (512) 439-5087
Facsimile: (512) 439-5099